Page 51 - INTRODUCTION_TO_LOGIC CIRCUITS_Neat
P. 51
Digital Logic Circuits 26
D-LA
D-Latch
Forbidden input values are forced
by using an inverter between the
E
(enable)
D(data)
DQ
0
1
Computer Organization
