Page 48 - Z270X-Gaming 7
P. 48

KBL Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]/3





    IMVP VR_ON

  CPU SVID BUS                                                                                                                  SetVID            SetVID

    SYS_PWROK

     SUS_STAT#

       PLTRST#                                  N_-PFMRST

                                                  VCORE
              VCC

          VCCGT

   THERMTRIP#                             Rises along with VccST
                                                  Soft    MAC     ME FW
      SPI Signals                                 Strap   PHY     Partly   Clock                                                       ME and BIOS
                                                  Reads   Config   read      Init                                                      activity will continue….

   DDR_RESET#
























                              Dept : #41B研發服務部                                       By:                                                                P.4
                                                                                                                                                        7
   43   44   45   46   47   48   49   50   51   52   53