Page 11 - vinafix.com_Compal AAL15 LA-D071P r1.0

5 4 3 2 1
CC21
1 2
12P_0402_50V8J
2
UC1J SKL_ULT 3 4
YC1
RC46
CLOCK SIGNALS SUSCLK SUSCLK <36> 24MHZ_12PF_X3G024000DC1H
1M_0402_1% 1
<56> CLK_PEG_VGA D42 CLKOUT_PCIE_N0 SUSCLK 1 2 RC295 1 2
<56> CLK_PEG_VGA# C42 CLKOUT_PCIE_P0 RC48 1K_0402_5% XTAL24_IN 0_0402_5% CC22
GPU---> <57> PEG_CLKREQ# AR10 GPP_B5/SRCCLKREQ0# XTAL24_OUT 1 @ 2 XTAL24_OUT_R 1 2
+3VS RC189 1 2 10K_0402_5% B42 12P_0402_50V8J
<36> CLK_PCIE_WLAN_N1 CLKOUT_PCIE_N1 Short Pad
D <36> CLK_PCIE_WLAN_P1 A42 CLKOUT_PCIE_P1 CLKOUT_ITPXDP_N F43 CLK_ITPXDP_N PAD~D @ T4943 D
WLAN---> <36> CLK_PCIE_WLAN_REQ# AT7 GPP_B6/SRCCLKREQ1# CLKOUT_ITPXDP_P E43 CLK_ITPXDP_P PAD~D @ T4944 Jason 6/24
+3VS RC47 1 2 10K_0402_5% D41 BA17 SUSCLK
<25> CLK_PCIE_LAN_N2 CLKOUT_PCIE_N2 GPD8/SUSCLK PAD~D @ T4939
<25> CLK_PCIE_LAN_P2 C41 CLKOUT_PCIE_P2 CC23
LAN---> <25> CLK_PCIE_LAN_REQ# AT8 GPP_B7/SRCCLKREQ2# XTAL24_IN E37 XTAL24_IN PCH_RTCX1 1 2
+3VS RC50 1 2 10K_0402_5% XTAL24_OUT E35 XTAL24_OUT PCH_RTCX2
D40 6.8P_0402_50V8C
C40 CLKOUT_PCIE_N3 E42 XCLK_BIASREF 1 2 +1.0V_CLK5
+3VS RC59 1 @ 2 10K_0402_5% AT10 CLKOUT_PCIE_P3 XCLK_BIASREF AM18 PCH_RTCX1 RC52 2.7K_0402_1% 2 RC54 1 YC2
GPP_B8/SRCCLKREQ3#
32.768KHZ_9PF_X1A000141000200
B40 RTCX1 AM20 PCH_RTCX2 10M_0402_5% 20ppm / 9pF
A40 CLKOUT_PCIE_N4 RTCX2 ESR <50kohm (MAX)
RC51 1 @ 2 10K_0402_5% AU8 CLKOUT_PCIE_P4 AN18 SRTCRST# RC56 1 2 20K_0402_5% RC296 2
+3VS GPP_B9/SRCCLKREQ4# SRTCRST# AM16 +RTC_CELL 1 0_0402_5% CC26
E40 RTCRST# CC24 1 2 1U_0402_6.3V6K 1 @ 2 PCH_RTCX2_R 1 2
E38 CLKOUT_PCIE_N5
CLKOUT_PCIE_P5
+3VS RC190 1 @ 2 10K_0402_5% AU7 GPP_B10/SRCCLKREQ5# PCH_RTCRST# RC57 1 2 20K_0402_5% Jason 6/24 Short Pad 6.8P_0402_50V8C
CC25 1 2 1U_0402_6.3V6K SJ10000LV00, S CRYSTAL 32.768KHZ 12.5PF 9H03200042
32.768kHz/12.5pF with 18pF
SKL-U_BGA1356 10 OF 20 SJ10000PW00, S CRYSTAL 32.768KHZ 9PF X1A000141000200
+3VS 32.768kHz/9pF with 5.6pF
1 2
1 2 Change CC23, CC26 for YC2 2nd source.
<29> RTCRST_ON
Jason 5/29
5 1 Change CC23, CC26 CPN for Material Shortage.
PCH_PLTRST# 1 R1902 2 SHORT PADS~D Jason 6/2
IN1 P 4 PCH_PLTRST#_EC 10KR2J-3-GP G CMOS1 JP@ Change CC23, CC26 for YC2 2nd source.
2 O PCH_PLTRST#_EC <25,29,32,36,56> CMOS1 must take care short & touch risk on layout placement Jason 7/6
UC7 IN2 G 1 3 1
C SN74AHC1G08DCKR_SC70-5 3 RC65 2 S D CMOS1 C
100K_0402_5%
Q1901 Always Open
2 2N7002K_SOT23-3 & Not Solder
+3.3V_ALW_DSW 2015/5/19 Modify
Jason +RTC_CELL
1 @ 2 PCH_PCIE_WAKE# +3VALW
RC67 1K_0402_5%
2 1 H_CPUPWRGD INTRUDER# 1 2
CC1101 100P_0402_50V8J 1 2 LAN_WAKE# SIO_SLP_LAN# 1 2 RC69 330K_0402_5%
@ESD@ RC70 10K_0402_5% @ RC68 10K_0402_5% +3VALW
+3VS +3.3V_ALW_DSW
Close to CPU side 8/21 can change to 10K for merge to RP
1 2 SYS_RESET# VRALERT# 1 2
RC291 10K_0402_5% PCH_BATLOW# 1 2 RC73 10K_0402_5%
RC72 8.2K_0402_5%
2 @ 1 PCH_DPWROK AC_PRESENT 1 2 +3.3V_ALW_DSW
RC1101 100K_0402_5% RC243 10K_0402_5% Buffer with Open Drain Output For VTT power control
+3VALW_PCH SIO_PWRBTN# 2 @ 1
RC1102 100K_0402_5% +3VALW
1 2 ME_SUS_PWR_ACK UC1K SKL-U
@ RC74 10K_0402_5% 0.1U_0402_16V7K 2 1 CC299
SYSTEM POWER MANAGEMENT
AT11 UC17
GPP_B12/SLP_S0# AP15 SIO_SLP_S3# SIO_SLP_S0# <17> RC1103 1 5
SIO_SLP_S4# <17,29,44>
<14> PCH_RSMRST#_Q PCH_PLTRST# AN10 GPP_B13/PLTRST# GPD4/SLP_S3# BA16 SIO_SLP_S3# <17,29,40,41,46,51> 10K_0402_1% NC VCC
GPD5/SLP_S4#
SYS_RESET# B5 AY16 SIO_SLP_S3# 1 2 2
B RC75 1 2 10K_0402_5% PCH_RSMRST#_Q AY17 SYS_RESET# GPD10/SLP_S5# SIO_SLP_S5# <42> A 4 ALL_SYS_PWRGD B
RSMRST# AN15 SIO_SLP_SUS#_R RC76 1 2 43K_0603_1% 1 3 Y
T9 @ PAD~D H_CPUPWRGD_R RC77 1 @ 2 1K_0402_5% H_CPUPWRGD A68 PROCPWRGD SLP_SUS# AW15 SIO_SLP_LAN# PAD~D @ T4938 SIO_SLP_SUS# <29,45,46,47> CC1103 GND
SLP_LAN#
H_VCCST_PWRGD RC78 1 2 60.4_0402_1% VCCST_PWRGD B65 BB17 SIO_SLP_WLAN# @ 1U_0402_6.3V6K 74AUP1G07GW_TSSOP5
VCCST_PWRGD GPD9/SLP_WLAN# AN16 SIO_SLP_A# PAD~D T4945 2
B6 GPD6/SLP_A# PAD~D @ T4937
<29> SYS_PWROK BA20 SYS_PWROK BA15
<29> RESET_OUT# PCH_PWROK GPD3/PWRBTN# SIO_PWRBTN# <29> 2
<43,45,46,47> POK PCH_RSMRST#_Q RC344 1 DSX@ 2 2 0_0402_5% PCH_DPWROK BB20 DSW_PWROK GPD1/ACPRESENT AY15 AC_PRESENT RB751S40T1G_SOD523-2 1 DZ4 ACAV_IN <29,42>
RC216 1
PCH_BATLOW#
0_0402_5%
AU13
N_DSX@ AR13 GPD0/BATLOW# Buffer with Open Drain Output For VTT power control
2
<29> 1 ME_SUS_PWR_ACK SUSACK#_R AP11 GPP_A13/SUSWARN#/SUSPWRDNACK
<29> SUSACK# RC346 DSX@ 0_0402_5% GPP_A15/SUSACK# AU11 PME# +3VALW +1.0V_VCCST
2015/5/19 Modify <25,29> PCIE_WAKE# RC395 1 2 0_0402_5% PCH_PCIE_WAKE# BB15 GPP_A11/PME# AP16 INTRUDER# PAD~D @ T115
Jason <29> EC_WAKE# RC391 1 @ 2 0_0402_5% LAN_WAKE# AM15 WAKE# INTRUDER# 0.1U_0402_16V7K 2 1 CC298
AW17 GPD2/LAN_WAKE# AM10 MPHYP_PWR_EN <18> 2
AT15 GPD11/LANPHYPC GPP_B11/EXT_PWR_GATE# AM11 VRALERT# UC16 RC71
GPD7/RSVD GPP_B2/VRALERT# 1 5 1K_0402_5%
connect to VCCMPHYGTAON_1P0 enable pin NC VCC
SKL-U_BGA1356 11 OF 20 ALL_SYS_PWRGD 2
A 4 1 H_VCCST_PWRGD
3 Y
+3VS GND
74AUP1G07GW_TSSOP5
2
Iris2 use 1D35V_VTT_PWRGD RC388
1K_0402_5%
POK RSMRST circuit +3VALW @ CZ34 Need to confirm sequence
1 2 1 @ 2 1 ALL_SYS_PWRGD
1 <46> 1VS_VCCIO_PWRGD RC389 0_0402_5% ALL_SYS_PWRGD <29>
1
0.1U_0402_10V7K 1 @ 2 1 @ 2
A <44> 1.35V_VTT_PWRGD RC392 0_0402_5% RC345 0_0402_5% IMVP_VR_ON <48,49> A
5
2 RC220 1 Short Pad Jason 6/24 Short Pad Jason 6/24
@
CC266
2 <29> PCH_RSMRST# IN1 P 4 PCH_RSMRST#_Q SIO_SLP_S3# 1 2
1M_0402_5%
POK 2 O
IN2 G DZ5 RB751S40T1G_SOD523-2 DELL CONFIDENTIAL/PROPRIETARY
1U_0402_6.3V6K
UZ6
Compal Electronics, Inc.mpal Electronics, Inc.mpal Electronics, Inc.
3
Co
SN74AHC1G08DCKR_SC70-5 Co
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL Ti Ti Titletletle
CP
CPU (6/14)U (6/14)U (6/14)
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT CP
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Sizezeze Document Numbercument Numbercument Number Re Revvv
Re
Si Si
Do
Do
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD 1.0(A00)0(A00)0(A00)
1. 1.
LA
LA
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. LA-D071P-D071P-D071P
11
11
64
64
Da Th Th Thursday, July 09, 2015ursday, July 09, 2015ursday, July 09, 2015 Sh 11 of of of 64
Da
Date:te:te:
Sheeteeteet
Sh
5 4 3 2 1