Page 1101 - Basic Electrical Engineering
P. 1101
Figure 16.22 JK flip-flop
Figure 16.23 D flip-flop using edge-triggered NAND gates
16.11.5 T Flip-flops (Toggle Flip-flop)
These are basically JK flip-flops with both J and K terminals connected
together permanently. Thus, such a flip-flop will have only one input
terminal, T as has been shown in Fig. 16.24.
If T = 0, J = 0 and K = 0, the output Q and will remain unchanged. When
T = 1, J = 1 and K = 1, the output will toggle corresponding to each and every
edge of the clock signal.
16.11.6 Master–Slave JK Flip-flop
